## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Hiroshi HASHIMOTO, et al.

Serial No.: Not Yet Assigned

Filed: February 27, 2002

For: SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF

PRODUCING THE SAME

## **INFORMATION DISCLOSURE STATEMENT**

Commissioner for Patents Washington, D.C. 20231

February 27, 2002

Sir:

In compliance with 37 CFR 1.56, Applicants call to the attention of the Patent and Trademark Office the references listed on the attached PTO-1449.

Copies of the reference are enclosed herewith.

In the event there are any fees due in connection with the filing of this paper, please charge Deposit Account No. 01-2340.

Respectfully submitted, ARMSTRONG, WESTERMAN & HATTORI, LLP

Atty. Docket No.: 020244

Suite 1000, 1725 K Street, N.W.

Washington, D.C. 20006

Tel: (202) 659-2930 Fax: (202) 887-0357

WGK/II

Enclosures: PTO-1449; References (2)

William G. Kratz, Jr. Reg. No. 22,631

INFORMATION DISCLOSURE STATEMENT PTO-1449			Atty. Do	ocket No. 02	20244	Serial No. New Appln.				
			Applicant(s): Hiroshi HASHIMOTO, et al.					s. 3533	702	
			Filing Date: February 27, 2002			Group Art Unit:		16 U 1/08	/27	
U.S. PATENT DOCUMENTS								J10	o	
Examiner Docum Initial			ment No. Name		Date	Class Subclass		(If	ng Date	
	AA AB AC AD AE									
FOREIGN PATENT DOCUMENTS										
	N 1911	Docum	nent No.	Date	Country	Trans	lation or No)			
	AF	4-3021	174	10/26/92	Japan	Abstra	act			
	AG	9-2982	281	11/18/97	Japan	Abstra	act		W	
	AH								i i	
	AI									
AJ										
OTHER DOCUMENTS										
	AK									
	AL									
Examiner					Date Considered					